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silicon-based materials owing to the inevi-
table native surface states.[1,2] 2D van der 
Waals semiconductors with atomic-scale 
thickness and free of surface dangling 
bonds are emerging as promising can-
didates to shrink the size of nanodevices 
further.[3–7] 2D semiconductor transistors 
with gate lengths of even 1 nm have been 
demonstrated with gate electrodes made 
from single-walled carbon nanotubes,[8] 
which verifies the theoretical prediction of 
the advantage of atomically thin semicon-
ductors when the channel length becomes 
ultrashort.[9]
2D nanotransistors with a short 
channel have been demonstrated through 
numerous approaches such as electron 
beam lithography (EBL),[10–13] shadow 
mask effect,[14] self-aligned nanowire 
gate,[15–17] local phase transition,[18] nanoc-
racks,[19] nanogrooves,[20] and graphene nanogaps.[21–23] How-
ever, such approaches are usually limited to a small scale or 
even a single device, rendering scale-up difficult. Considering 
further practical applications, complementary metal–oxide–
semiconductor (CMOS)-compatible and well-controllable fabri-
cation processes for high-density 2D nanotransistors in a large 
scale are still lacking. A vertically aligned transistor is another 
approach to achieve nanoscale devices for high integration den-
sity,[24] and it has been demonstrated with quantum dots,[25] 
nanowires or nanotubes,[26–28] and thin films[29–32] as channel 
materials. However, the large-scale alignment for 0D and 1D 
nanomaterials is still challenged. In the case of thin films, the 
thickness of the channel is still in the range of tens of nanom-
eters, which cannot overcome the limitations of the short 
channel effect. In contrast, 2D van der Waals semiconductors 
with atomic-scale thickness and free of dangling bonds could 
optimally match superior nanoelectronics.
Here, we report 2D vertical-channel field-effect transistors 
(2DVFETs) with a channel length of ≈10 nm by transferring 
various 2D van der Waals materials onto prefabricated out-of-
plane aligned source-insulating spacer-drain (SID) patterns. 
The 2DVFETs with monolayer MoS2 grown through chemical 
vapor deposition (CVD) were obtained with an on-current den-
sity over 20 µA µm−1 (70 µA µm−1 nm−1) at a source–drain 
voltage (Vds) of 0.5 V and a high on/off current ratio of ≈107–109. 
Similarly, high performance was achieved for mechanically 
exfoliated MoTe2 with an on-current density ≈25 µA µm−1 at 
the same Vds (over 100 µA µm−1 at Vds = 2 V) and on/off ratio 
Atomically thin 2D van der Waals semiconductors are promising candidates 
for next-generation nanoscale field-effect transistors (FETs). Although large-
area 2D van der Waals materials have been successfully synthesized, such 
nanometer-length-scale devices have not been well demonstrated in 2D 
van der Waals semiconductors. Here, controllable nanometer-scale transis-
tors with a channel length of ≈10 nm are fabricated via vertical channels by 
squeezing an ultrathin insulating spacer between the out-of-plane source and 
drain electrodes, and the feasibility of high-density and large-scale fabrica-
tion is demonstrated. A large on-current density of ≈70 µA µm−1 nm−1 at a 
source–drain voltage of 0.5 V and a high on/off ratio of ≈107–109 are obtained 
in ultrashort 2D vertical channel FETs with monolayer MoS2 synthesized 
through chemical vapor deposition. The work provides a promising route 
toward the complementary metal–oxide–semiconductor-compatible fabrica-
tion of wafer-scale 2D van der Waals transistors with high-density integration.
© 2019 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, 
Weinheim. This is an open access article under the terms of the Creative 
Commons Attribution License, which permits use, distribution and re-
production in any medium, provided the original work is properly cited.
Ultrathin channels are required for scaling down nanodevices 
to overcome the short channel effects. Such a thin-channel 
requirement cannot continue to be satisfied when using 
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over 105. In contrast to conventional planar FETs, 2DVFETs are 
composed of a vertically aligned source, 2D channel and drain, 
in which the channel length can be controllably scaled down to 
several nanometers via implementing the thickness of the insu-
lating spacer between the bottom and top electrodes.
Figure 1a,b illustrates our device structure and cross-sec-
tional transmission electron microscope (TEM) for one typical 
device. The key approach is to adopt a vertical configuration by 
transferring 2D semiconductors onto the prefabricated SID pat-
terns with self-aligned etching or continuous deposition. The 
vertical device is formed at the edge of the SID patterns, where 
ideally the channel length can be defined and controlled by 
tuning the thickness of the insulating spacer. The gate insulator 
is subsequently transferred or deposited with a following top-
side gate electrode. For demonstration, transferred layered hex-
agonal boron nitride (hBN) and atomic layer deposited Al2O3 
were used as the insulating spacer and top-side gate insulator. 
Monolayer MoS2 was used as the channel material with Au as 
the contact electrodes (details of the fabrication processes of 
2DVFETs provided in Figure S1 in the Supporting Informa-
tion). The cross-sectional TEM image clearly shows the real 
structure of device, which reveals a continuous channel with 
well-defined gate thickness. It is consistent with our proposal. 
We further investigated the existence of MoS2 channel after the 
transfer process and prior to top-side gate fabrication by optical 
microscopy (Figure 1c-I), top-view and tilt-view scanning elec-
tron microscope (SEM) images (Figure 1c-II,III), and atomic 
force microscope (AFM) image (Figure 1c-IV) of 2DVFET. 
All data clearly manifest that the 2D semiconductor channel 
attaches well with the SID pattern across the step.
To demonstrate the feasibility of large-scale and high-density 
fabrication, we fabricated an array of 2DVFETs with bottom 
electrodes of width ≈200 nm with four key fabrication pro-
cesses in Figure 1d-I–IV (see also Figure S2a in the Supporting 
Information). The channel length is determined by the spacer. 
The device size is almost dominated by the width of the elec-
trodes. Furthermore, Figure 1d-V–VII shows the fabricated 
large-scale and high-density integration of 2DVFETs with CVD-
grown MoS2 prior to top-gate fabrication and metal intercon-
nection (see also Figure S2b in the Supporting Information). 
In our structure, the average size of the single cell is ≈102 × 
102 nm2. The wafer-scale ultrashort 2DVFETs could be viable 
by fabricating large-scale SID-like patterns using photolithog-
raphy,[25] together with the currently available 2D semicon-
ductor growth[33,34] and transfer technology.[35]
To evaluate the potential performance of 2DVFETs, we dem-
onstrate here the characteristics of devices without several 
etching processes which normally degrade the device perfor-
mance,[36] and relatively thick hBN was used as gate insulator 
instead of Al2O3 as demonstrated in the TEM image (Figure 1b) 
to avoid any gate leakage. The performance of a representative 
2DVFET with CVD-grown monolayer MoS2 is demonstrated in 
Figure 2. Figure 2a illustrates the cross-section of the device, 
with Au as source (S), drain (D), and gate (G) electrode material, 
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Figure 1. Schematic illustration of 2DVFETs and the feasibility of high-density and large-scale fabrication. a) Schematic illustration of the 3D view of 
the device layout, with mainly six layers, namely, the bottom electrode, insulating spacer, top electrode, 2D vertical channel, top-side gate insulator, 
and gate electrode. b) Cross-sectional TEM image of a typical 2DVFET. Inset: tilt-view SEM image of the devices, where the black dashed curve marks 
the direction for the TEM image. c) Confirmation of continuous MoS2 monolayer well-attaching to the SID patterns. I) Top-view optical image. II) 
Top-view SEM image. III) Tilt-view SEM image. IV) Tilt-view AFM image. d) Demonstration for high-density and large-scale fabrication. I–IV) Top-view 
SEM images showing the key fabrication processes of an array of 2DVFETs with the bottom electrode width of ≈200 nm. V) Top-view SEM image of 
the fabricated large-scale high-density 2DVFETs with CVD-grown MoS2 prior to top-side gate fabrication and metal interconnection. Inset: schematic 
illustration of a single CMOS of 2DVFETs. VI) Higher-magnification SEM image of a single 2DVFET in (d-V) with the electrode width of ≈100 nm and 
transferred MoS2 shown in the dotted box as the channel. VII) AFM image of the devices in (d-V).
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monolayer MoS2 as channel material, and exfoliated hBN as 
both spacer and gate insulator. In this device, the thickness of 
the hBN insulating spacer was ≈12.6 nm, which was supposed 
to determine the channel length, and the channel width was 
≈8.1 µm. (More details of the device provided in Figures S3 
and S4 in the Supporting Information.)
The transfer curves are provided in Figure 2b by sweeping 
the top-gate voltage (Vg), with Vds across the vertical short 
channel held at different fixed values. When the Vg varies from 
16 to −5 V, the vertical MoS2 channel switches from the “on” 
state to the “off” state, with an on/off current ratio over 107 for 
Vds = 0.05, 0.1, and 0.2 V, and ≈2 × 106 for Vds = 0.5 V, which are 
similar to that of reported long-channel devices. The on current 
density at Vds = 0.5 V and Vg = 16 V can reach 21.5 µA µm−1, 
which is among the best performance of monolayer MoS2-
based short channel transistors at similar Vds and gate modu-
lation,[15,16,18,19,21,23] and much higher than that of conventional 
long-channel devices with MoS2.[3,37] The subthreshold swing 
(SS) of this device is ≈0.7 V dec−1, which can be reduced fur-
ther with a thinner gate insulator and cleaner interface.[38] We 
expect that the value can be reduced to 77 mV dec−1 if equiva-
lent oxide thickness of gate is reduced to 0.9 nm as high-k metal 
gate[39] in silicon technology following the equation SSt′ = SS0 + 
(SSt – SS0) × (t′/t) × (εt/εt′), where t is the thickness of the gate 
insulator, SS0 is the thermionic limitation of 60 mV dec−1 at 
room temperature for conventional FETs, and ε is the dielectric 
constant of the gate insulator.[40] For a relatively fair comparison 
with silicon-based devices, we calculated the on-current density 
divided by the thickness. The value is ≈70 µA µm−1 nm−1 for the 
monolayer MoS2-based 2DVFET at Vds = 0.5 V, which is compa-
rable to ≈56 µA µm−1 nm−1 at VDD = 0.5 V (≈130 µA µm−1 nm−1 
at VDD = 0.7 V) for the silicon fin field-effect transistor (FinFET) 
at Intel 14 nm node[41] and ≈108 µA µm−1 nm−1 at VDD = 0.5 V 
(≈250 µA µm−1 nm−1 at VDD = 0.7 V) for FinFET at 10 nm 
node.[42] (See Table S1 in the Supporting Information for a com-
prehensive comparison between 2DVFET and previous reported 
short channel 2D semiconductor transistors, and Table S2 
in the Supporting Information for a comparison between 
2DVFET and Si-based FET.) The current leakages of both the 
hBN spacer and top gate are negligible (Figure S5, Supporting 
Information). The full passivation of the channel part with the 
top gate guarantees the tenable stability of the device perfor-
mance for 2DVFETs (Figure S6, Supporting Information).
The output curves in Figure 2c show a near-linear relation 
with a slight S-shape between the output current (Ids) and Vds, 
particularly at the on-state of the device. The log–log scale 
curves of Ids–Vds manifest more apparently the near-linearity at 
Vg = 0–16 V, with slopes close to 1. Such a near-linearity sug-
gests that the contact is relatively close to Ohmic contact at the 
on-state. In contrast, near the off-state, the slope of the log–log 
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Figure 2. Electrical characteristics of the ultrashort CVD-grown MoS2-based 2DVFETs. a) Cross-sectional schematic illustration of the device. b) Ids–Vg 
transfer characteristics of the MoS2-based 2DVFET in the linear form and logarithm, with Vds = 0.05, 0.1, 0.2, and 0.5 V, and Vg = −5 to 16 V. c) Ids–Vds 
output characteristics of the device. Inset: Ids–Vds output curves at log–log scale. d) Comparison of device performance between 2DVFET and conven-
tional planar 2D FET with CVD-grown monolayer MoS2. Here, we take Vg × C as the X-axis to consider the influence of thickness and dielectric constant 
differences of hBN and SiO2 as the gate insulators in 2DVFETs and planar devices, respectively. Inset: schematic illustration of the local enhancement 
of electric field in 2DVFETs.
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scale curve is completely nonlinear at Vg = −2 to −4 V, which 
indicates a non-Ohmic contact. However, the slight S-shape of 
the output curves at the on-state indicates that the contact is not 
ideal, which will be discussed quantitatively later.
Figure 2d shows a schematic comparison of device perfor-
mance between 2DVFET and conventional planar 2D FET. The 
transport curves of the CVD-grown monolayer MoS2-based 
2DVFET and typical planar 2D FET with micrometer-scale 
channel are presented. It is evident that 2DVFETs show much 
higher on-current by almost two orders of magnitude than 
micrometer-sized planar 2D FETs, whereas high on/off ratios 
are retained. In our 2DVFETs, the gating electric field is not 
uniform and would be strongest around the corner (illustrated 
in the inset of Figure 2d) due to the nonplanar curvature of the 
device structure. However, such local enhancement of gating 
effect around the corner would be advantageous for turning on 
and off the channel more effectively (see Figure S7 in the Sup-
porting Information for more detailed discussion).
To understand the device performance and the nature of the 
contact in 2DVFETs (Figure S8, Supporting Information),[43–45] 
we performed temperature-dependent Ids–Vds measure-
ments (Figure 3a left), and further calculated the Schottky 
barrier with a 2D thermionic emission model, which is suit-
able for normal 2D transistors,[46,47] Ids =  AT3/2exp(−qφB/kBT)
[exp (qVds/nkBT) − 1], where Ids is the current, A is Richardson’s 
constant, T is the temperature, q is the charge of elec-
tron, φB is the barrier between the semiconductor channel 
and metal contact, kB is the Boltzmann constant, and n is 
an ideality factor of the Schottky diode. When Vds ≥ 3kBT/q, 
exp (qVds/nkBT) ≫ 1, φ≈ − +I AT q k T qV nk Texp( / / )ds 3/2 B B ds B , and 
φ≈ − − +I T q V n k T Aln( / ) ( / )/ ln( )ds 3/2 B ds B . From the temperature-
dependent Ids–Vds curves, we can observe that the on-current 
with two-probe measurement at low temperature (down to 30 K) 
is below one order of magnitude smaller than that at room 
temperature (300 K) (less than 50% reduction at Vds of 1 V), 
indicating a good contact in 2DVFETs. Arrhenius plots of 
ln(Ids/T3/2) ∼1000/T for various values of Vds bias are calculated 
to evaluate the detailed φB (Figure 3a right). The slope values of 
Arrhenius plots (SA) can be subsequently plotted as a function 
of Vds. We can subsequently calculate φB from the y-intercepts 
(S0) of SA–Vds curves according to S0 = −qφB/(1000kB).
Owing to the anomalous nonlinearity of SA–Vds curves 
(Figure S9, Supporting Information), we extracted the Schottky 
barrier height (SBH) with different ranges of Vds. The calcu-
lated SBH from three separated ranges of Vds changing with 
Vg is shown in Figure 3b. The barrier calculated at the Vds range 
0.6–1.0 V is reduced from 200 meV to below 10 meV as Vg 
increases. Interestingly, the calculated barrier heights are 
strongly varied with Vds at Vg larger than 0 V, namely, close to on-
state. To manifest this effect, the variation of SBH with Vds at Vg 
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Figure 3. Schottky barrier height and contact resistance calculation for the MoS2-based 2DVFETs. a) Typical temperature-dependent Ids–Vds curves at 
Vg = 10 V (left). The corresponding Arrhenius plots of ln(Id/T3/2)∼1000/T (right). b) Calculated SBH depending on Vg. Here, we take three separated 
near-linear ranges (0.1–0.3, 0.3–0.6, and 0.6–1.0 V) to calculate the SBH. c) Calculated detailed SBH changing with Vds at Vg = 10 V. Inset: circuit dia-
gram involving both contact resistance and channel resistance for the device and schematic illustration to show tilt of the band bending close to the 
barrier. d) Typical processes of the Y-function method for contact resistance calculation (left) and the calculated contact resistance at Vds = 0.05, 0.1, 
and 0.2 V (right). Here, Gm is the transconductance calculated from the transfer curves.
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of 10 V is shown in Figure 3c. Such a drain-induced Schottky bar-
rier lowering effect in our 2DVFETs originates from the tilting of 
the band at the contact junction, resulting in reduction of the 
Schottky barrier width and consequently a possible tunneling 
current through the Schottky barrier.[22] This phenomenon is 
predominant when the resistance of the channel becomes small 
due to its nanometer scale length at on-state, which gives rise 
to a large proportion of source–drain bias dropped on the con-
tact part. We note that such an anomalous effect does not occur 
in long-channel devices,[46] indicating the crucial short-channel 
evidence of our devices. In contrast, at the off-state, the channel 
resistance is not sufficiently low to observe this drain-induced 
Schottky barrier lowering effect. This drain-induced Schottky 
barrier lowering effect discussed above occurs at the on-state 
and is not evident at the off-state, which helps improve the on-
current while not influencing the on–off ratio appreciably.
We also used the Y-function method[48,49] to evaluate the 
contact resistance of the MoS2 2DVFETs. The contact resist-
ance at the on-state is ≈1.2–1.5 kΩ µm (Figure 3d; Figure S10, 
Supporting Information), which is comparable to that of a 
strategy such as hBN/Ni[50] and hBN/Co[51] for contact improve-
ment. For comparison, the contact resistance for long-channel 
devices with the channel transferred onto the prepatterned elec-
trodes is over 30 kΩ µm (Figure S10, Supporting Information), 
which is similar to that of Ti/Au with an annealing strategy.[52] 
This again confirms the reasonable contact in 2DVFETs. It is 
noted that the saturation of the drain current can be observed 
in lateral devices with the contact resistance of ≈1.3 kΩ µm 
(comparable to our device of 1.2–1.5 kΩ µm).[53] Therefore, we 
believe that the nonsaturation of the drain current (Figure 2c) 
in our devices origins from the drain-induced Schottky barrier 
lowering effect, which is also the sign of a short channel.
The contact is still not ideal compared to the contact 
resistance of the high-performance Si transistors (less than 
0.1 kΩ µm) (as presented in Table S2 in the Supporting 
Information). This is still a challenge in 2D semiconductor 
electronics. To improve the contact for 2DVFETs further, a 
better work-function-matched metal could be selected,[44] 
together with better deposition condition[54] and proper 
annealing treatment.[55] Graphene could also be taken into 
account as a good contact for transition metal dichalcogenides 
(TMDs) (Figure S11, Supporting Information).[47]
To confirm the generality of our method, we also fabri-
cated ultrashort 2DVFETs with mechanically exfoliated MoTe2. 
Figure 4 shows the device structure and performance with 
transfer characteristics and output characteristics. Few-layered 
hexagonal MoTe2 (thickness ≈3.7 nm) was exfoliated and trans-
ferred onto the SID pattern as a vertical channel (Figure 4a). In 
this MoTe2-based 2DVFET, the thickness of the hBN insulating 
spacer is ≈16.5 nm, and hBN gate insulator ≈30 nm (Figure S4, 
Supporting Information). The on-current density achieves 
≈25 µA µm−1 at Vds of 0.5 V (over 100 µA µm−1 at Vds = 2 V), 
which is the highest performance for MoTe2 field effect 
transistors, to the best of our knowledge. The on/off ratio keeps 
Adv. Sci. 2019, 1902964
Figure 4. Mechanically exfoliated MoTe2-based 2DVFET. a) AFM image (left) and optical image (right bottom) of the device, optical image of the trans-
ferred hBN spacer (right top) before top electrode fabrication, and optical image of MoTe2 transferred onto the fabricated SID pattern as the vertical 
channel (right middle). b) Ids–Vg transfer characteristics of the device in the linear form and logarithm, with Vds = 0.1, 0.5, 1, and 2 V. c) Ids–Vds output 
characteristics of the device with Vg = −3 to 10 V. d) Comparison of device performance between MoTe2-based 2DVFET and conventional planar FET.
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over 3 × 105 for Vds = 0.1, 0.5, and 1 V (Figure 4b). The SS value 
is ≈290 mV dec−1, much better than previous reports of long 
channel devices with consideration of the gate difference.[56,57] 
The output curves of the device in Figure 4c are similar to 
those of monolayer MoS2-based 2DVFETs. The contact resist-
ance calculated using the Y-function method is less than 
2 kΩ µm (Figure S9, Supporting Information). A comparison of 
the device performance between the MoTe2-based 2DVFET and 
planar FET demonstrates the advantages of our strategy again 
(Figure 4d). To achieve higher on-current, other 2D van der 
Waals semiconductors[5,7] or nanometer-thin film[58] with higher 
mobility could be good candidates with the same strategy.
Although good performance of 2DVFETs is demonstrated in 
our current configuration, there are several issues that should 
be further studied, especially the issues of the gate length and 
the SS value. Both of them are related to the optimization of the 
gate. To decrease the gate length in 2DVFETs, we propose that 
a short gate length can be achieved by the sidewall etching tech-
nique normally used in the spacer patterning in industry.[41,59] 
The SS value of the devices can be decreased by reducing the 
equivalent oxide thickness of the gate and improving the quality 
of the interface between the gate and channel.[38] (See Table S3 
in the Supporting Information for more detailed discussion.)
In conclusion, we have demonstrated a new type of 2D van 
der Waals semiconductor-based ultrashort vertical channel 
FETs, 2DVFETs. By prepatterning an out-of-plane aligned SID 
structure as the contact and post-transferring 2D semiconduc-
tors (MoS2, MoTe2) as channel materials, the channel length 
shrinks to ≈10 nm and the devices show high performance. 
Typically, the on-current of CVD-grown monolayer MoS2-based 
2DVFETs can reach over 70 µA µm−1 nm−1 at a Vds of 0.5 V, and 
the on/off ratio approaches 107 to 109. The contact of 2DVFETs 
is nearly Ohmic at the on-state. Moreover, the channel length 
of 2DVFETs can be simply controlled by the thickness of the 
atomically thin insulating spacer between the source and 
drain electrodes, which can be compatible with current CMOS 
technology in industry. With the development of 2D materials 
growth and transfer technologies together with the improve-
ment of insulator materials, wafer-scale high-density 2DVFETs 
could be possible and may provide a promising route to pursue 
Moore’s law further.
Experimental Section
Synthesis of MoS2 by CVD Technology:[60] Monolayer MoS2 was synthesized 
via two-temperature-zone atmospheric pressure chemical vapor deposition 
(APCVD) with ammonium heptamolybdate (AHM, Sigma-Aldrich, 431346) 
as molybdenum (Mo) source and sulfur powder (S, Sigma-Aldrich, 213292) 
as S source. A mixture of AHM solution (0.2 g AHM dissolved in 30 mL 
deionized (DI) water), NaOH solution (0.1 g NaOH dissolved in 30 mL 
DI water), and iodixanol solution (Sigma-Aldrich, OptiPrep, D1556) was 
first prepared in the volume ratio of 0.3:3:0.5, followed by spin coating 
onto SiO2/Si wafer. Subsequently, the prepared SiO2/Si wafer with Mo 
source was placed in the high-temperature zone (750 °C with heating-up 
time of 6 min) of the APCVD system and reacted with S source placed in 
the low-temperature zone (180 °C with the same heating-up time) under 
a continuous gas flow of argon (500 sccm). The growth time was 9 min. 
Finally, the furnace was naturally cooled to room temperature.
Preparation of MoTe2 and hBN Thin Flakes via Mechanical Exfoliation: 
The layered materials were mechanically exfoliated with blue tape (Ultron 
systems, Inc.) to reduce the containment during exfoliation.
Transfer Technology of 2D Flakes: The polyvinyl alcohol (PVA)/
poly(methyl methacrylate) (PMMA) method was used for transfer. For the 
transfer of exfoliated flakes, flakes were first exfoliated with a scotch tape 
onto the preprepared PVA/PMMA-coated substrate. Appropriate flakes 
were observed using an optical microscope. The sample was subsequently 
dipped into hot water (80–90 °C), and the flake/PMMA layer was detached 
from wafer after minutes. Flakes were transferred onto a special holder 
with a hole first, and thereafter aligned and contacted with the target 
pattern under the optical microscope. The flake/PMMA layer was finally 
detached from the holder at 140 °C. After cooling, PMMA was removed 
with acetone. For CVD-grown monolayer MoS2, similar processes were 
performed. In contrast to the flakes directly exfoliated on the PVA/PMMA-
coated substrate, the CVD-grown monolayer MoS2 was coated on a Si/SiO2 
substrate with PMMA, and the flake/PMMA was detached from the 
substrate with hydrofluoric acid. After washing with DI water for several 
times, the flake/PMMA was flipped up and down with plasma-treated 
hydrophilic polyethylene terephthalate film or polydimethylsiloxane film, 
and transferred onto the holder. The following processes were the same.
Device Fabrication: For self-aligned etching-based fabrication, few-
layered hBN flakes (from 2D Semiconductors Co., Ltd.) were first 
exfoliated and transferred onto the prefabricated bottom electrodes, 
followed by EBL and thermal evaporation to fabricate the top electrodes. 
Au was deposited as the electrode material with a stable surface and 
good wetting to TMDs. Subsequently, with the top electrode as the mask, 
the part of unpassivated hBN was etched with sulfur hexafluoride (SF6) 
using reactive-ion etching (RIE). TMD flakes were thereafter transferred 
onto the well-fabricated SID patterns (and etched to defined size with 
RIE) as vertical channels. Finally, another hBN was transferred onto the 
vertical channel part as the top-side gate insulator (or high-K dielectric 
layer deposited with atomic layer deposition), followed by Au deposited 
as the gate electrode. For self-aligned continuous deposition-based 
fabrication, SID patterns were prepared with continuous deposition of 
spacer layer and top electrode, other processes were similar. (See also 
Figure S1 in the Supporting Information.)
Device Characterization: TEM, SEM, and AFM characterizations 
for the devices were performed with the JEOL JEM-ARM200F, JEOL 
JSM-6510, and NanoNavi SPA-400SPM, respectively. The electrical 
characterization was carried out in vacuum (≈10−6 Torr) with a probe 
station system and semiconductor analyzer (Keithley 4200 system). 
Low-temperature measurement was performed with a Lake Shore probe 
system CRX-VF.
Supporting Information
Supporting Information is available from the Wiley Online Library or 
from the author.
Acknowledgements
This work was supported by the Institute for Basic Science of Korea 
(IBS-R011-D1). H.Y. acknowledges support from the National Research 
Foundation of Korea (NRF) under Grant No. NRF-2018M3D1A1058793.
Conflict of Interest
The authors declare no conflict of interest.
Author Contributions
J.B.J., D.L.D., and Y.H.L. conceived and designed the project. J.B.J., 
M.-H.D., and L.F.S. fabricated the devices and performed electrical 
characterizations. H.K. and H.Y. prepared the CVD samples. J.B.J. and 
Adv. Sci. 2019, 1902964
www.advancedsciencenews.com
1902964 (7 of 8) © 2019 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
www.advancedscience.com
Adv. Sci. 2019, 1902964
M.-K.J. performed the contact resistance calculation using the Y-function 
method. J.B.J. and S.H.P. performed the SEM and TEM characterizations. 
H.Y. provided the Lake Shore system setups. J.B.J., D.L.D., and Y.H.L. 
analyzed the data and co-wrote the manuscript. All authors discussed 
the results and reviewed the manuscript.
Keywords
2D nanoelectronics, ultrashort channel, van der Waals semiconductors, 
vertical type transistors
Received: October 22, 2019
Revised: November 25, 2019
Published online: 
[1] M. Lundstrom, Science 2003, 299, 210.
[2] M. M. Waldrop, Nature 2016, 530, 144.
[3] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, Nat. 
Nanotechnol. 2011, 6, 147.
[4] B. Radisavljevic, M. B. Whitwick, A. Kis, ACS Nano 2011, 5, 9934.
[5] L. Li, Y. Yu, G. J. Ye, Q. Ge, X. Ou, H. Wu, D. Feng, X. H. Chen, 
Y. Zhang, Nat. Nanotechnol. 2014, 9, 372.
[6] H. Liu, A. T. Neal, Z. Zhu, Z. Luo, X. Xu, D. Tománek, P. D. Ye, ACS 
Nano 2014, 8, 4033.
[7] J. Wu, H. Yuan, M. Meng, C. Chen, Y. Sun, Z. Chen, W. Dang, 
C. Tan, Y. Liu, J. Yin, Nat. Nanotechnol. 2017, 12, 530.
[8] S. B. Desai, S. R. Madhvapathy, A. B. Sachid, J. P. Llinas, Q. Wang, 
G. H. Ahn, G. Pitner, M. J. Kim, J. Bokor, C. Hu, H.-S. P. Wong, 
A. Javey, Science 2016, 354, 99.
[9] H. Liu, A. T. Neal, P. D. Ye, ACS Nano 2012, 6, 8563.
[10] H. Liu, M. Si, S. Najmaei, A. T. Neal, Y. Du, P. M. Ajayan, J. Lou, 
P. D. Ye, Nano Lett. 2013, 13, 2640.
[11] M. Chen, C. Lin, L. Kai-Hsin, L. Li, C. Chen, C. Cheng-Hao, 
L. Ming-Dao, Y. Chen, Y. Hou, C. Lin, C. Chen, B. Wu, C. Wu, I. Yang, 
Y. Lee, Y. Wen-Kuan, T. Wang, F. Yang, C. Hu, in 2014 IEEE Int. Elec-
tron Devices Meeting, IEEE, Piscataway, NJ 2014, pp. 33.5.1–33.5.4.
[12] M. Chen, K. Li, L. Li, A. Lu, M. Li, Y. Chang, C. Lin, Y. Chen, Y. Hou, 
C. Chen, B. Wu, C. Wu, I. Yang, Y. Lee, J. Shieh, W. Yeh, J. Shih, 
P. Su, A. B. Sachid, T. Wang, F. Yang, C. Hu, in 2015 IEEE Int. 
Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2015, pp. 
32.2.1–32.2.4.
[13] L. Yang, R. T. P. Lee, S. S. P. Rao, W. Tsai, P. D. Ye, in 2015 73rd 
Annual Device Research Conference (DRC), IEEE, Piscataway, NJ 
2015, p. 237.
[14] J. Miao, S. Zhang, L. Cai, M. Scherr, C. Wang, ACS Nano 2015, 9, 
9236.
[15] C. D. English, K. K. Smithe, R. L. Xu, E. Pop, in 2016 IEEE Int. 
Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2016, 
pp. 5.6.1–5.6.4.
[16] W. Cao, W. Liu, J. Kang, K. Banerjee, IEEE Electron Device Lett. 2016, 
37, 1497.
[17] Z. Yang, X. Liu, X. Zou, J. Wang, C. Ma, C. Jiang, J. C. Ho, C. Pan, 
X. Xiao, J. Xiong, L. Liao, Adv. Funct. Mater. 2017, 27, 1602250.
[18] A. Nourbakhsh, A. Zubair, R. N. Sajjad, A. Tavakkoli KG, W. Chen, 
S. Fang, X. Ling, J. Kong, M. S. Dresselhaus, E. Kaxiras, Nano Lett. 
2016, 16, 7798.
[19] K. Xu, D. Chen, F. Yang, Z. Wang, L. Yin, F. Wang, R. Cheng, K. Liu, 
J. Xiong, Q. Liu, Nano Lett. 2017, 17, 1065.
[20] K.-S. Li, B.-W. Wu, L.-J. Li, M.-Y. Li, C.-C. K. Cheng, C.-L. Hsu, 
C.-H. Lin, Y.-J. Chen, C.-C. Chen, C.-T. Wu, M.-C. Chen, J.-M. Shieh, 
W.-K. Yeh, Y.-L. Chueh, F.-L. Yang, C. Hu, in 2016 IEEE Symp. on 
VLSI Technology, IEEE, Piscataway, NJ 2016, p. 1–2.
[21] A. Nourbakhsh, A. Zubair, S. Huang, X. Ling, M. S. Dresselhaus, 
J. Kong, S. D. Gendt, T. Palacios, in 2015 Symp. on VLSI Technology 
(VLSI Technology), IEEE, Piscataway, NJ 2015, p. T28, https://doi.
org/10.1109/VLSIT.2015.7223690.
[22] Y. Liu, J. Guo, Y. Wu, E. Zhu, N. O. Weiss, Q. He, H. Wu, 
H.-C. Cheng, Y. Xu, I. Shakir, Nano Lett. 2016, 16, 6337.
[23] L. Xie, M. Liao, S. Wang, H. Yu, L. Du, J. Tang, J. Zhao, J. Zhang, 
P. Chen, X. Lu, G. Wang, G. Xie, R. Yang, D. Shi, G. Zhang, Adv. 
Mater. 2017, 29, 1702522.
[24] J. Moers, Appl. Phys. A 2007, 87, 531.
[25] V. Ray, R. Subramanian, P. Bhadrachalam, L.-C. Ma, C.-U. Kim, 
S. J. Koh, Nat. Nanotechnol. 2008, 3, 603.
[26] K. Tomioka, M. Yoshimura, T. Fukui, Nature 2012, 488, 189.
[27] G. Larrieu, X.-L. Han, Nanoscale 2013, 5, 2437.
[28] J. Li, C. Zhao, Q. Wang, Q. Zhang, Z. Wang, X. Zhang, A. I. Abutaha, 
H. N. Alshareef, Carbon 2012, 50, 4628.
[29] C.-S. Hwang, S.-H. K. Park, H. Oh, M.-K. Ryu, K.-I. Cho, S.-M. Yoon, 
IEEE Electron Device Lett. 2014, 35, 360.
[30] L. Petti, A. Frutiger, N. Münzenrieder, G. A. Salvatore, L. Büthe, 
C. Vogt, G. Cantarella, G. Tröster, IEEE Electron Device Lett. 2015, 
36, 475.
[31] Y.-M. Kim, H.-B. Kang, G.-H. Kim, C.-S. Hwang, S.-M. Yoon, IEEE 
Electron Device Lett. 2017, 38, 1387.
[32] J. Lenz, F. del Giudice, F. R. Geisenhof, F. Winterer, R. T. Weitz, 
Nat. Nanotechnol. 2019, 14, 579.
[33] K.-K. Liu, W. Zhang, Y.-H. Lee, Y.-C. Lin, M.-T. Chang, C.-Y. Su, 
C.-S. Chang, H. Li, Y. Shi, H. Zhang, Nano Lett. 2012, 12, 1538.
[34] H. Yu, M. Liao, W. Zhao, G. Liu, X. Zhou, Z. Wei, X. Xu, K. Liu, 
Z. Hu, K. Deng, ACS Nano 2017, 11, 12001.
[35] K. Kang, K.-H. Lee, Y. Han, H. Gao, S. Xie, D. A. Muller, J. Park, 
Nature 2017, 550, 229.
[36] F. Zhang, C.-H. Lee, J. A. Robinson, J. Appenzeller, Nano Res. 2018, 
11, 1768.
[37] M.-K. Joo, B. H. Moon, H. Ji, G. H. Han, H. Kim, G. Lee, S. C. Lim, 
D. Suh, Y. H. Lee, Nano Lett. 2016, 16, 6383.
[38] Q. A. Vu, S. Fan, S. H. Lee, M.-K. Joo, W. J. Yu, Y. H. Lee, 2D Mater. 
2018, 5, 031001.
[39] G. D. Wilk, R. M. Wallace, J. M. Anthony, J. Appl. Phys. 2001, 89, 
5243.
[40] A. M. Ionescu, H. Riel, Nature 2011, 479, 329.
[41] S. Natarajan, M. Agostinelli, S. Akbar, M. Bost, A. Bowonder, 
V. Chikarmane, S. Chouksey, A. Dasgupta, K. Fischer, Q. Fu, T. Ghani, 
M. Giles, S. Govindaraju, R. Grover, W. Han, D. Hanken, E. Haralson, 
M. Haran, M. Heckscher, R. Heussner, P. Jain, R. James, R. Jhaveri, 
I. Jin, H. Kam, E. Karl, C. Kenyon, M. Liu, Y. Luo, R. Mehandru, 
S. Morarka, L. Neiberg, P. Packan, A. Paliwal, C. Parker, P. Patel, 
R. Patel, C. Pelto, L. Pipes, P. Plekhanov, M. Prince, S. Rajamani, 
J. Sandford, B. Sell, S. Sivakumar, P. Smith, B. Song, K. Tone, 
T. Troeger, J. Wiedemer, M. Yang, K. Zhang, in 2014 IEEE Int. Electron 
Devices Meeting, IEEE, Piscataway, NJ 2014, pp. 3.7.1–3.7.3.
[42] C. Auth, A. Aliyarukunju, M. Asoro, D. Bergstrom, V. Bhagwat, 
J. Birdsall, N. Bisnik, M. Buehler, V. Chikarmane, G. Ding, Q. Fu, 
H. Gomez, W. Han, D. Hanken, M. Haran, M. Hattendorf, 
R. Heussner, H. Hiramatsu, B. Ho, S. Jaloviar, I. Jin, S. Joshi, 
S. Kirby, S. Kosaraju, H. Kothari, G. Leatherman, K. Lee, 
J. Leib, A. Madhavan, K. Marla, H. Meyer, T. Mule, C. Parker, 
S. Parthasarathy, C. Pelto, L. Pipes, I. Post, M. Prince, A. Rahman, 
S. Rajamani, A. Saha, J. D. Santos, M. Sharma, V. Sharma, J. Shin, 
P. Sinha, P. Smith, M. Sprinkle, A. S. Amour, C. Staus, R. Suri, 
D. Towner, A. Tripathi, A. Tura, C. Ward, A. Yeoh, in 2017 IEEE 
Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2017, 
pp. 29.1.1–29.1.4.
[43] A. Allain, J. Kang, K. Banerjee, A. Kis, Nat. Mater. 2015, 14, 1195.
[44] Y. Liu, J. Guo, E. Zhu, L. Liao, S.-J. Lee, M. Ding, I. Shakir, 
V. Gambin, Y. Huang, X. Duan, Nature 2018, 557, 696.
www.advancedsciencenews.com
1902964 (8 of 8) © 2019 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
www.advancedscience.com
Adv. Sci. 2019, 1902964
[45] Y. Wang, J. C. Kim, R. J. Wu, J. Martinez, X. Song, J. Yang, F. Zhao, 
A. Mkhoyan, H. Y. Jeong, M. Chhowalla, Nature 2019, 568, 70.
[46] J.-R. Chen, P. M. Odenthal, A. G. Swartz, G. C. Floyd, H. Wen, 
K. Y. Luo, R. K. Kawakami, Nano Lett. 2013, 13, 3106.
[47] L. Yu, Y.-H. Lee, X. Ling, E. J. Santos, Y. C. Shin, Y. Lin, M. Dubey, 
E. Kaxiras, J. Kong, H. Wang, Nano Lett. 2014, 14, 3055.
[48] H.-Y. Chang, W. Zhu, D. Akinwande, Appl. Phys. Lett. 2014, 104, 
113504.
[49] C. Liu, Y. Xu, Y.-Y. Noh, Mater. Today 2015, 18, 79.
[50] J. Wang, Q. Yao, C. W. Huang, X. Zou, L. Liao, S. Chen, Z. Fan, 
K. Zhang, W. Wu, X. Xiao, Adv. Mater. 2016, 28, 8302.
[51] X. Cui, E.-M. Shih, L. A. Jauregui, S. H. Chae, Y. D. Kim, B. Li, 
D. Seo, K. Pistunova, J. Yin, J.-H. Park, Nano Lett. 2017, 17, 4781.
[52] B. W. Baugher, H. O. Churchill, Y. Yang, P. Jarillo-Herrero, Nano 
Lett. 2013, 13, 4212.
[53] K. K. Smithe, C. D. English, S. V. Suryavanshi, E. Pop, Nano Lett. 
2018, 18, 4516.
[54] C. D. English, G. Shine, V. E. Dorgan, K. C. Saraswat, E. Pop, Nano 
Lett. 2016, 16, 3824.
[55] D. Qi, Q. Wang, C. Han, J. Jiang, Y. Zheng, W. Chen, W. Zhang, 
A. T. S. Wee, 2D Mater. 2017, 4, 045016.
[56] S. Cho, S. Kim, J. H. Kim, J. Zhao, J. Seok, D. H. Keum, J. Baik, 
D.-H. Choe, K. J. Chang, K. Suenaga, Science 2015, 349, 625.
[57] H. Ji, M.-K. Joo, Y. Yun, J.-H. Park, G. Lee, B. H. Moon, H. Yi, 
D. Suh, S. C. Lim, ACS Appl. Mater. Interfaces 2016, 8, 19092.
[58] S. Li, M. Tian, Q. Gao, M. Wang, T. Li, Q. Hu, X. Li, Y. Wu, Nat. 
Mater. 2019, 18, 1091.
[59] Y.-K. Choi, T.-J. King, C. Hu, IEEE Trans. Electron Devices 2002, 49, 436.
[60] G. H. Han, N. J. Kybert, C. H. Naylor, B. S. Lee, J. Ping, J. H. Park, 
J. Kang, S. Y. Lee, Y. H. Lee, R. Agarwal, Nat. Commun. 2015, 6, 6128.
